An Approach of nMPRA Architecture using Hardware Implemented Support for Event Prioritization and Treating
نویسندگان
چکیده
One of the fundamental requirements of real time operating systems is the determinism of executing critical tasks and treating multiple periodic or aperiodic events. The present paper presents the hardware support of the nMPRA processor (Multi Pipeline Register Architecture) dedicated to treating time events, interrupt events and events associated with synchronization and inter-task communication mechanisms. Because in real time systems the treatment of events is a very important aspect, this paper describes both the mechanism implemented in hardware for prioritizing and treating multiple events, and the experimental results obtained using Virtex-7 FPGA circuit. The article's element of originality is the very short response time required in treating and prioritizing events. Keywords—nMPRA; event treating; mutex; inter-task communication; hardware scheduler
منابع مشابه
Improving the Performances of the nMPRA Architecture by Implementing Specific Functions in Hardware
Minimizing the response time to asynchronous events in a real-time system is an important factor in increasing the speed of response and an interesting concept in designing equipment fast enough for the most demanding applications. The present article will present the results regarding the validation of the nMPRA (Multi Pipeline Register Architecture) architecture using the FPGA Virtex-7 circui...
متن کاملFPGA Can be Implemented Using Advanced Encryption Standard Algorithm
This paper mainly focused on implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. This method can make it avery low-complex architecture, especially in saving the hardware resource in implementing theAES InverseSub Bytes module and...
متن کاملPredictable CPU Architecture Designed for Small Real-Time Application - Concept and Theory of Operation
The purpose of this paper is to describe an predictable CPU architecture, based on the five stage pipeline assembly line and a hardware scheduler engine. We aim at developing a fine-grained multithreading implementation, named nMPRA-MT. The new proposed architecture uses replication and remapping techniques for the program counter, the register file, and the pipeline registers and is implemente...
متن کاملCPU Architecture Based on Static Hardware Scheduler Engine and Multiple Pipeline Registers
The development of CPUs and of real-time systems based on them made it possible to use time at increasingly low resolutions. Together with the scheduling methods and algorithms, time organizing has been improved so as to respond positively to the need for optimization and to the way in which the CPU is used. This presentation contains both a detailed theoretical description and the results obta...
متن کاملModel Based Design approach for Implementation of PHEV Energy Management
Hardware implementation of the Plug-in hybrid electric vehicles (PHEVs) control strategy is an important stage of the development of the vehicle electric control unit (ECU). This paper introduces Model-Based Design (MBD) approach for implementation of PHEV energy management. Based on this approach, implementation of the control algorithm on an electronic hardware is performed using automatic co...
متن کامل